Update submodules #179
Merged
Update submodules #179
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
* edid-decode changed from 15df4ae to 42f5fa4
* 42f5fa4 - edid-decode: add comment w.r.t. JOC <Hans Verkuil>
* a479a24 - edid-decode: parse additional flags in the DD+ Short Audio Descriptor <Arnaud Vrac>
* litedram changed from 67de3ce to 6c53996
* 6c53996 - core/refresher: reduce refresh period by one cycle <Florent Kermarrec>
* afb6d0a - core/refresher: reduce RefreshGenerator start delay by 1 cycle <Florent Kermarrec>
* b543286 - test/test_refresh: add Refresher test <Florent Kermarrec>
* 7daf355 - test/test_bist: remove vcd generation (only useful for debug) <Florent Kermarrec>
* b4125fa - test/test_refresh: add RefreshTimer test <Florent Kermarrec>
* 9584c2f - test: remove use of rand_wait, rename rand_level to random <Florent Kermarrec>
* 0eef5d4 - test: add test_refresh with simple RefreshGenerator test <Florent Kermarrec>
* 9348800 - test: rename test_timing_controllers to test_timing <Florent Kermarrec>
* 8cf561d - test/test_timing_controllers: add simple tFAWController tests <Florent Kermarrec>
* 3ae666d - test/test_timing_controllers: add simple tXXDController tests <Florent Kermarrec>
* 394a49a - test: add test_timing_controllers with tXXDController test <Florent Kermarrec>
* 6e3f769 - core: move timing controllers to common <Florent Kermarrec>
* 54cdc7f - test: -x on tests <Florent Kermarrec>
* 2ecb053 - frontend/ecc: move generic part of ECC to LiteX <Florent Kermarrec>
* 8646b2e - test/test_adaption: use same DUT for up/down converter tests <Florent Kermarrec>
* 9f9fed0 - test: merge test_downconverter/test_upconverter in a single test_adaptation file <Florent Kermarrec>
* fc41751 - frontend/dma: simplify rsv_level expose <Florent Kermarrec>
* 88835de - Merge pull request timvideos#86 from sergachev/master <enjoy-digital>
|\
| * f145287 - dma: expose reservation level in the reader <Ilia Sergachev>
|/
* f018c9e - add CONTRIBUTORS file and add copyright header to all files. <Florent Kermarrec>
* 18dda2d - phy/s7ddrphy: increase _half_sys8x_taps CSR to 5 bits <Florent Kermarrec>
* 690e4f8 - README: fix ECP5 frequency ratio <Florent Kermarrec>
* liteeth changed from 2424e62 to ad187d3
* ad187d3 - add CONTRIBUTORS file and add copyright header to all files <Florent Kermarrec>
* fd6d6c3 - mac: update imports <Florent Kermarrec>
* a170acd - change MAC location (next to phy/core/frontend), keep import retro-compatibility <Florent Kermarrec>
* 789dadd - liteeth/software: remove libwip/libuip examples. <Florent Kermarrec>
* litepcie changed from de6cd01 to 71c9a3a
* 71c9a3a - core/tlp: rewrite controller (simplify, always enable reordering) <Florent Kermarrec>
* 619f5c5 - add CONTRIBUTORS file and copyright header to all files. <Florent Kermarrec>
* litesata changed from 6fe4cce to db5d2f7
* db5d2f7 - add CONTRIBUTORS and copyright header to all files. <Florent Kermarrec>
* litescope changed from 2474ce9 to 9e3b9d8
* 9e3b9d8 - add CONTRIBUTORS file and add copyright header to all files. <Florent Kermarrec>
* 66956cb - Merge pull request timvideos#13 from keesj/arty_fast_scope <enjoy-digital>
* 144bd06 - Add an example of sampling at 800Mhz using a serdes on arty. <kees.jongenburger>
* 7f4dc39 - Add functionality to flatten values that are sampled using a serdes. <kees.jongenburger>
* liteusb changed from 0a9110f to 7457a29
* 7457a29 - README: deprecate, indicate new code location <Florent Kermarrec>
* litex changed from 113f7f40 to e637aa65
* e637aa65 - Merge pull request timvideos#222 from antmicro/bump_vexriscv <enjoy-digital>
|\
| * 932475a2 - cpu/vexriscv: bump submodule <Mateusz Holenko>
|/
* bc7ab637 - bios/sdram: fix compilation warning <Florent Kermarrec>
* a7895e49 - test/test_axi: remove use of rand_wait, rename rand_level to random <Florent Kermarrec>
* 1cfb36e1 - soc_core: round memory regions size/length to next power of 2 (if not already a power of 2) <Florent Kermarrec>
* 556d2c7c - Merge pull request timvideos#221 from antmicro/bump_vexriscv <enjoy-digital>
|\
| * 3e89c564 - cpu/vexriscv: bump submodule <Mateusz Holenko>
|/
* e673fce4 - bios/boot: fix default EMULATOR_RAM_BASE <Florent Kermarrec>
* 0acacbaa - cores/clock: cleanup <Florent Kermarrec>
* edf8aa8c - cores/clock: add initial iCE40 support <Florent Kermarrec>
* 6d543358 - cores/spi_flash/add_clk_primitive: return if clk primitive is not needed <Florent Kermarrec>
* 462d12ba - bios/boot: define EMULATOR_RAM_BASE if not defined, add KERNEL_IMAGE_RAM_OFFSET <Florent Kermarrec>
* fc12961e - soc_core: fix cpu_variant definition <Florent Kermarrec>
* af61688d - bios/boot: fix booting rework <Florent Kermarrec>
* 4b686dbd - soc_core: fix cpu_variant config (we don't want the extension) <Florent Kermarrec>
* 7d9cf1d2 - Merge pull request timvideos#216 from antmicro/booting_vexriscv_linux <enjoy-digital>
|\
| * 8335f13f - bios/boot: rework netboot/flashboot for VexRiscv in linux variant <Mateusz Holenko>
| * a19bdd0e - soc_core: generate extra string-based config defines <Mateusz Holenko>
| * 005c0776 - soc_core: include information about cpu variant in csv and headers <Mateusz Holenko>
* | 95cfd0b9 - cores/spi_flash: add SpiFlashCommon and use it to add clk primitives (7-Series/ECP5 support for now) <Florent Kermarrec>
* | bfdcf4b2 - platforms/versa_ecp5: add spiflash pads <Florent Kermarrec>
* | 41eb21b3 - soc_core: optimize mem_decoder <Florent Kermarrec>
* | 0eff65bb - cores/up5ksram: optimize bus.adr decoding <Florent Kermarrec>
* | bb99c468 - cores/up5kspram: simplify and add support for all width/depth configurations <Florent Kermarrec>
* | eaf84b85 - cores/pwm: remove clock_domain support (better to use ClockDomainsRenamer), make csr optional <Florent Kermarrec>
* | ea619e3a - cores/spi: rename add_control paramter to add_csr <Florent Kermarrec>
* | ec411a6a - soc_core: add SoCMini class (SoCCore with no cpu, sram, uart, timer) for simple designs <Florent Kermarrec>
* | bca42f74 - Merge pull request timvideos#219 from flammit/fix-ecp5-pll <enjoy-digital>
|\ \
| |/
|/|
| * c6c74391 - soc: cores: fix name of EHXPLLL output clock in ECP5PLL <Francis Lam>
|/
* d3aaaf5e - cores/spi: fix/simplify loopback <Florent Kermarrec>
* 59fda8da - README: update banner <Florent Kermarrec>
* 769d15d4 - cores/spi: move CSR control/status to add_control method, add loopback capability and simple xfer loopback test <Florent Kermarrec>
* ee8fec10 - soc/cores: add ECC (Error Correcting Code) <Florent Kermarrec>
* 7dbddb3a - platforms/tinyfpga_bx: add serial extension <Florent Kermarrec>
* 831a1916 - README: add a few links to papers/presentations/tutorials <Florent Kermarrec>
* 95796c5b - Merge pull request timvideos#218 from railnova/zynq <enjoy-digital>
|\
| * dcf55ad4 - [fix] Slave interface HP0 clk name <chmousset>
* | 08772fc0 - Merge pull request timvideos#217 from sergachev/master <enjoy-digital>
|\ \
| |/
|/|
| * dacec6aa - spi: change CSR to CSRStorage <Ilia Sergachev>
|/
* be280bed - soc_zynq: use zynq fabric reset as sys reset <Florent Kermarrec>
* 220f4375 - soc_zynq: add missing axi hp0 clock <Florent Kermarrec>
* 9c8c0371 - soc_zynq: move axi gp0 clock connection to add_gp0 method <Florent Kermarrec>
* b0192e5f - soc_core: use fixed 16MB CSR address space <Florent Kermarrec>
* 68a50317 - soc_sdram: limit main_ram to 512MB for now <Florent Kermarrec>
* ccbf1418 - compiler-rt: update to new location, fixes timvideos#209 <Florent Kermarrec>
* 21a5aaa4 - soc_core: declare csr address size when registering csr, fixes timvideos#212 <Florent Kermarrec>
* 41b6fbde - soc_cores: fix typos <Florent Kermarrec>
* bff081a8 - Merge pull request timvideos#214 from gsomlo/gls-alignment-fixup <enjoy-digital>
|\
| * e42f33ed - soc_core: additional csr_alignment follow-up fixes <Gabriel L. Somlo>
|/
* f4770219 - soc_core: add csr_alignment to allow 64-bit alignment with 64-bit CPUs <Florent Kermarrec>
* 927b7c13 - soc/integration: uniformize configuration constants declaration in SoCs (use self.config instead self.add_constant) <Florent Kermarrec>
* 96f45bbd - software/libbase/id: update code (length is now fixed to 256) <Florent Kermarrec>
* 282ae963 - cores: add simple PWM (Pulse Width Modulation) module <Florent Kermarrec>
* 77e7f9b3 - core/spi: make cs_n optional (sometimes managed externally) <Florent Kermarrec>
* e726ad80 - cores/spi_flash: add non-memory mapped S7SPIFlash modules based on SPIMaster (for design were we only want to re-program the bistream) <Florent Kermarrec>
* 4c18c991 - cores: add ICAP core (tested with reconfiguration commands) <Florent Kermarrec>
* 6b82f23c - cores: add simple and minimal hardware SPI Master with CPOL=0, CPHA=0 and build time configurable data_width and frequency. <Florent Kermarrec>
* ada70e8c - soc/cores/spi: remove too complicated and does not seem reliable in all cases. <Florent Kermarrec>
* 7cd5c0f3 - cores: add bitbang class with minimal hardware for I2C/SPI software bit-banging <Florent Kermarrec>
* d29b8419 - cores: remove nor_flash_16 (obsolete, most of the boards are now using SPI flash) <Florent Kermarrec>
* 3f6bd266 - cores/gpio: remove Blinker <Florent Kermarrec>
* 359b8fe4 - Merge pull request timvideos#210 from DurandA/master <Tim Ansell>
|\
| * 68eeba91 - Add verilog submodule from CPU cores to manifest <Arnaud Durand>
|/
* 4ee9c53f - csr: add assert to ensure CSR size < busword (thanks tweakoz) <Florent Kermarrec>
* 0116b2b7 - soc_core: update default RocketChip mem_map <Florent Kermarrec>
* 9d170b09 - soc_core: rearrange default mem_map <Florent Kermarrec>
* 05b667bb - bios/main: fix #ifdefs for fw command <Florent Kermarrec>
* 37687579 - libnet/tftp: fix compilation warning <Florent Kermarrec>
* 9f3c8a9b - bios/main: fix spiflash compilation warnings <Florent Kermarrec>
* 2da59b29 - soc_sdram: allow main_ram_size > 256MB (limitation no longer exists) <Florent Kermarrec>
* b8d45af5 - targets: use new prefered way to add wishbone slave <Florent Kermarrec>
* 7618b845 - soc_core: use new way to add wisbone slave (now prefered) <Florent Kermarrec>
* 740629ba - soc_core: remove 256MB mem_map limitation <Florent Kermarrec>
* b65968c3 - soc/core: remove #!/usr/bin/env python3 <Florent Kermarrec>
* f49d0fe6 - Merge pull request timvideos#206 from gsomlo/gls-tftp-spinner <enjoy-digital>
|\
| * 5a42dbf3 - BIOS: TFTP: ASCII spinner progress indicator (cosmetic) <Gabriel L. Somlo>
|/
* d5177d72 - Merge pull request timvideos#204 from antmicro/write_to_flash <enjoy-digital>
|\
| * 2ee194b2 - bios: add fw (flash write) command <Mateusz Holenko>
* | cef23690 - core/spi_flash: re-integrate bitbang write support <Florent Kermarrec>
|/
* 5cc4c334 - README: remove LiteUSB (deprecated) <Florent Kermarrec>
* dc03b7fa - boards: community supported boards are now located at https://github.com/litex-hub/litex-boards <Florent Kermarrec>
* 0af017e6 - liteeth: update mac imports (olds still works, but that's now the prefered way) <Florent Kermarrec>
* ecf999b8 - soc/cores: add usb_fifo with FT245 USB FIFO PHY from LiteUSB, deprecate LiteUSB <Florent Kermarrec>
* e667d5ae - README: update Intro <Florent Kermarrec>
* 8f6e66ca - make sure #!/usr/bin/env python3 is before copyright header <Florent Kermarrec>
* c7f36ab0 - test: add copyright header <Florent Kermarrec>
* daa4307d - add CONTRIBUTORS file and add copyright header to all files <Florent Kermarrec>
* 361f9d0d - bios/sdram: set init_done/error when DDRCTRL is present (litedram_gen) <Florent Kermarrec>
* d8ac9362 - Convert top level comment to a docstring. <Tim 'mithro' Ansell>
* 45632c66 - Merge pull request timvideos#202 from xobs/add-up5kspram <enjoy-digital>
|\
| * 7656f54d - soc: cores: add up5kspram module <William D. Jones>
|/
* 73dbffe8 - cores/frequency_meter: allow passing clk to be measured as a parameter <Florent Kermarrec>
* 408d3f1f - Merge pull request timvideos#201 from gsomlo/gls-fix-initmem <enjoy-digital>
|\
| * ab827d21 - tools/litex_sim: fix default endianness for mem_init <Gabriel L. Somlo>
|/
* f47b4902 - Merge pull request timvideos#200 from gsomlo/gls-rocket-variants <enjoy-digital>
|\
| * f75863fc - cpu/rocket: add "linux" (MMU) and "full" (MMU & FPU) variants <Gabriel L. Somlo>
|/
* c0df9e08 - cpu/rocket: update submodule <Florent Kermarrec>
* 87118d50 - integration/soc_core: move cpu_variant checks/formating to cpu <Florent Kermarrec>
* f6b67a6d - cpu/vexriscv: add "linux+no-dsp" variant <Florent Kermarrec>
* 95b1b454 - cpu/vexriscv: update <Florent Kermarrec>
* e46d287b - targets/ulx3s: use CAS latency of 3 to be compatible with production boards <Florent Kermarrec>
* litex-renode changed from bd1d0a0 to a57aa47
* a57aa47 - Merge pull request timvideos#8 from antmicro/newest_litex_fixes <Tim Ansell>
|\
| * aebbe7f - Rework obtaining system clock frequency. <Mateusz Holenko>
| * bd77b6c - Do not generate `csr` memory region. <Mateusz Holenko>
|/
* 0d3b303 - Merge pull request timvideos#7 from antmicro/support_more_peripherals <Tim Ansell>
* 406eafb - Fix generation of SPI flash peripheral. <Mateusz Holenko>
* ab22e8f - Change VexRiscv configuration. <Mateusz Holenko>
* f799d28 - Generate `cpu` (CPU timer) peripheral. <Mateusz Holenko>
* c2bea62 - Allow to set custom interrupts. <Mateusz Holenko>
* 66a4add - Allow to override the peripheral name. <Mateusz Holenko>
* 409b696 - Generate `cas` (Control And Status) peripheral. <Mateusz Holenko>
* ae3bee6 - Generate `ethphy` peripheral. <Mateusz Holenko>
* migen changed from 0.6.dev-283-g562c046 to 0.6.dev-289-g5585912
* 5585912 - cdc: avoid race between data and request in BusSynchronizer <Sebastien Bourdeauducq>
* f4979a2 - cdc: add BlindTransfer (from artiq.rtio.cdc) <Sebastien Bourdeauducq>
* dd4ed5d - lattice/diamond: remove source/toolchain_path <Sebastien Bourdeauducq>
* b0d9a18 - fix ISE build <Sebastien Bourdeauducq>
* caab414 - build: remove tool version detection and sourcing of vendor script <Sebastien Bourdeauducq>
* 5c5486b - xilinx: work around Vivado locale bug. Closes timvideos#183 <Sebastien Bourdeauducq>
Full submodule status
--
42f5fa4ed99b669da4b4169a42eca7dbf5a293c7 edid-decode (remotes/origin/HEAD)
1c21ee44a2b3936f62e4b43f2bcbf63ce9404691 flash_proxies (heads/master)
6c53996a7042050def908882b36e92585b6ef138 litedram (remotes/origin/HEAD)
ad187d35f2b967eb152adcc9f1998a914e5bb53a liteeth (heads/master)
71c9a3a2eeaae8c4c44ffae14fb5417b94319206 litepcie (remotes/origin/HEAD)
db5d2f7881161ce5b9a10a0ab42555f884b9d7c1 litesata (heads/master)
9e3b9d84ce6d0e895d0ac275df78ccbd0e0e0ab2 litescope (heads/master)
7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
98e145fba8c25394e9958bad67e2a457d145127e litevideo (heads/master)
e637aa657b7c1163c7c21c4b972f4aa947406272 litex (remotes/origin/HEAD)
a57aa47 litex-renode (remotes/origin/HEAD)
558591288dd08302cb8830310ba6975757b58c72 migen (0.6.dev-289-g5585912)
This reverts the map to the state before the commit 9d170b0 in LiteX, as the new one does not work with VexRiscv in linux variant.
SYSTEM_CLOCK_FREQUENCY is removed from LiteX in 927b7c1, as it was a duplicate of CONFIG_CLOCK_FREQUENCY.
mateusz-holenko
force-pushed
the
update_submodules
branch
from
d06101d
to
06f4548
Compare
The content of this repo has been merged to LiteX. Now it contains only a README file.
mateusz-holenko
force-pushed
the
update_submodules
branch
from
06f4548
to
8a0263f
Compare
mateusz-holenko
added a commit
to antmicro/litex-buildenv
that referenced
this pull request
Apr 15, 2020
* litedram changed from b06e946 to de55a8e
* de55a8e - test/test_bandwidth: review, cleanup, fix typo. <Florent Kermarrec>
* 907ef73 - test/test_wishbone: add comments/cleanup. <Florent Kermarrec>
* 02fd39c - test/test_fifo: add comments. <Florent Kermarrec>
* 14edb5b - test/test_dma: add comments. <Florent Kermarrec>
* 97e214b - test/test_bist: add comments, fix a typo. <Florent Kermarrec>
* c55136c - test/test_bist: enable test_bist_csr_cdc (now passing with refactored CDC). <Florent Kermarrec>
* 92e34d4 - frontend/bist: simplify and fix CDC using AsyncFIFO. <Florent Kermarrec>
* 378c441 - frontend/bist: rename run/ready to run_cascade_in/run_cascade_out. <Florent Kermarrec>
* 829dee6 - frontend/bist: remove run/ready CSR. <Florent Kermarrec>
* b399ae2 - test/benchmark: default value of run is 1, no need to drive it. <Florent Kermarrec>
* 7c5e1e7 - frontend/bist: remove wrong comment and don't increment ticks when waiting. <Florent Kermarrec>
* 4dbb5b1 - test/run_benchmarks: fix syntax. <Florent Kermarrec>
* 966ebcb - test: cleanup/uniformize things between tests. <Florent Kermarrec>
* 0efd619 - test/test_adaption: review, add some comments. <Florent Kermarrec>
* 38b78fc - test/run_benchmarks: review, minor styles changes. <Florent Kermarrec>
* 962dcd7 - phy/model: review/cleanup DFITimingsChecker. <Florent Kermarrec>
* 64c2be5 - README: switch to markdown. <Florent Kermarrec>
* 835825b - Merge pull request timvideos#179 from antmicro/jboc/docs <enjoy-digital>
|\
| * dbac83f - core: add missing docstrings <Jędrzej Boczar>
| * 1f246cb - core/crossbar: remove dead code <Jędrzej Boczar>
* | 969943e - Merge pull request timvideos#178 from antmicro/jboc/unit-tests-crossbar <enjoy-digital>
|\ \
| * | 8a0bcb3 - test: add core.crossbar tests <Jędrzej Boczar>
| * | e74a2e6 - test: fix missing cases in bankmachine test <Jędrzej Boczar>
* | | 06965b7 - phy/gensdrphy: simplify using SDRTristate, change SDROutput/SDRInput to single-bit. <Florent Kermarrec>
* | | 9d20642 - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* | | b9f4d99 - phy/gensdrphy: use SDRInput, SDROutput to allow infered or instantiated IO regs. <Florent Kermarrec>
|/ /
* | 36d62d5 - Merge pull request timvideos#177 from antmicro/jboc/unit-tests-bankmachine <enjoy-digital>
|\ \
| * | 7b8b68a - test: add core.bankmachine tests <Jędrzej Boczar>
| |/
* | 492b9fa - Merge pull request timvideos#175 from antmicro/jboc/unit-tests-bandwidth <enjoy-digital>
|\ \
| * | f0496b2 - core/bandwidth: avoid missing a command <Jędrzej Boczar>
| * | c03bed8 - test: add core.bandwidth.Bandwidth tests <Jędrzej Boczar>
* | | cc7621d - Merge pull request timvideos#173 from antmicro/jboc/unit-tests <enjoy-digital>
|\| |
| * | a62e59b - test: skip _CommandChooser tests from Issue timvideos#174 <Jędrzej Boczar>
| * | 00fcdf6 - test: split core.multiplexer tests into separate files <Jędrzej Boczar>
| * | f619bed - test: clean up the code of core.multiplexer <Jędrzej Boczar>
| * | 1dd4227 - test: add core.multiplexer.Multiplexer tests <Jędrzej Boczar>
| * | ea93246 - test: add comments to core.multiplexer._Steerer tests <Jędrzej Boczar>
| * | 26ce993 - test: add core.multiplexer._Steerer tests <Jędrzej Boczar>
| * | f36b5a4 - test: add core.multiplexer._CommandChooser tests <Jędrzej Boczar>
| * | a1b1abe - test: use TestCase.subTest for more verbose error messages <Jędrzej Boczar>
| /
* / e7cd6a7 - .travis.yml: udpate to keep it similar with others .travis.yml files. <Florent Kermarrec>
|/
* 0c3a610 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* a98f51e - dfii: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* 96b273c - common/BitSlip: use reset_less on intermediate signal. <Florent Kermarrec>
* liteeth changed from fb47853 to 705003e
* 705003e - README: switch to markdown. <Florent Kermarrec>
* 92c3048 - examples: use CRG from litex.build. <Florent Kermarrec>
* 3bd807c - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 6ec7038 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 47a2e5b - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* ab55304 - mac/sram: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* liteiclink changed from 370855d to 6fdd020
* 6fdd020 - README: switch to markdown. <Florent Kermarrec>
* c4edb7e - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 1dcea14 - .travis.yml: fix git clone error. <Florent Kermarrec>
* e6ab98a - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litepcie changed from 5b7e7cd to 586ef78
* 586ef78 - README: switch to markdown. <Florent Kermarrec>
* 3e24df2 - README: add Xilinx Ultrascale support. <Florent Kermarrec>
* 81b3e13 - examples: add KCU105 example. (PCIe gen2 X4). <Florent Kermarrec>
* 32d64e4 - phy: add initial Ultrascale PHY (gen2 X4). <Florent Kermarrec>
* bb7a1e0 - phy/xilinx_us_x4: adaptations on packets to expose/receive standardized TLPs. <Florent Kermarrec>
* 1f28c9f - phy: add xilinx_us_x4. <Florent Kermarrec>
* a65aab9 - examples/kc705: cleanup, enable bridge and generate csr.csv. <Florent Kermarrec>
* 0748af1 - litepcie/common: update import. <Florent Kermarrec>
* 6bcafc4 - .travis.yml: fix git clone error. <Florent Kermarrec>
* fde0c62 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* 3dd6185 - soc/cores: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* 2a1c2e7 - phy: use reset_less on id/max_request_size/max_payload_size. <Florent Kermarrec>
* litesata changed from 1e3573b to 2e5c5b1
* 2e5c5b1 - README: switch to markdown. <Florent Kermarrec>
* 71e0210 - .travis.yml: fix git clone error. <Florent Kermarrec>
* e3a980e - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litescope changed from b3d1e69 to 54488c0
* 54488c0 - README: switch to markdown. <Florent Kermarrec>
* 72277ff - examples: use CRG from litex.build. <Florent Kermarrec>
* a05312d - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 5701c52 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 47819e8 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litevideo changed from 49d8126 to 41f3014
* 41f3014 - README: switch to markdown. <Florent Kermarrec>
* 6958c21 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litex changed from 536ae0e6 to 2d018826
* 2d018826 - setup.py/install_requires: add requests. <Florent Kermarrec>
* 5e149ced - build/generic_programmer: add automatic search/download of flash_proxy in repositories if not available locally. <Florent Kermarrec>
* a298a9e5 - Merge pull request timvideos#467 from antmicro/region_type_fix <enjoy-digital>
|\
| * 77a05b78 - soc_core: Fix region type generation <Mateusz Holenko>
|/
* d44fe18b - stream/AsyncFIFO: add default depth (useful when used for CDC). <Florent Kermarrec>
* ded10c89 - build/sim/core/Makefile: add -p to mkdir modules. <Florent Kermarrec>
* c323e94c - Merge pull request timvideos#464 from mithro/litex-sim-fixes <enjoy-digital>
|\
| * 97d0c525 - Remove trailing whitespace. <Tim 'mithro' Ansell>
| * 5a0bb6ee - litex_sim: Rework Makefiles to put output files in gateware directory. <Tim 'mithro' Ansell>
| * a0658421 - litex_sim: Better error messages on failure to load module. <Tim 'mithro' Ansell>
* | a8bf0216 - litex_setup: raise exception on update if repository has been been initialized. <Florent Kermarrec>
* | 4fe31f07 - cores: add External Memory Interface (EMIF) Wishbone bridge. <Florent Kermarrec>
* | 44746870 - Merge pull request timvideos#462 from ironsteel/trellis-12k <enjoy-digital>
|\ \
| |/
|/|
| * c57e438d - boards/targets/ulx3s.py: Update --device option help message <Rangel Ivanov>
| * f4b345ec - build/lattice/trellis.py: Add 12k device <Rangel Ivanov>
|/
* d0d2f282 - README: LiteDRAM moved to travis-ci.com as others repositories. <Florent Kermarrec>
* b95e0a19 - altera/common: add DDROutput, DDRInput, SDROutput, SDRInput. <Florent Kermarrec>
* 40f43efc - targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. <Florent Kermarrec>
* 292d6b75 - build/xilinx/common: add Spartan6 specialized DDRInput, SDROutput, SDRInput and SDRTristate. <Florent Kermarrec>
* 88dc5158 - build/io: add SDR Tristate (with infered version) and remove multi-bits support on SDRIO. <Florent Kermarrec>
* fdadbd86 - build/lattice/common: remove multi-bits support on SDRInput/Output. <Florent Kermarrec>
* 8159b65b - litex/build/io: also import CRG (since using DifferentialInput). <Florent Kermarrec>
* 79913e86 - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 8e014f76 - litex/build: move io.py from litex/gen and re-import DifferentialInput/Output, DDRInput/Output contributed to Migen. <Florent Kermarrec>
* 2e270cf2 - platforms/versa_ecp5: remove Lattice Programmer (no longer used since we can now use OpenOCD). <Florent Kermarrec>
* deebc49a - boards/platforms: cosmetic cleanups. <Florent Kermarrec>
* 3c0ba8ae - boards/plarforms/ulx3s: cleanup, fix user_leds, add spisdcard, add PULLMODE/DRIVE on SDRAM pins. <Florent Kermarrec>
* 6c429c99 - build/lattice: add ECP5 implementation for SDRInput/SDROutput. <Florent Kermarrec>
* 72c8d590 - litex/gen: add io with SDRInput/SDROutput (if not overrided, register is supposed to be infered). <Florent Kermarrec>
* 8f57321f - tools/litex_sim: remove LiteSPI support for now since breaking Travis-CI of others sub-projects. <Florent Kermarrec>
* 9afd017a - tools/litex_term: increase workaround delay for usb_fifo. (validated on Minispartan6 and MimasA7). <Florent Kermarrec>
* fdfede22 - Merge pull request timvideos#459 from mithro/travis-fix <enjoy-digital>
|\
| * cb7e3099 - travis: Run Windows build but allow it to fail. <Tim 'mithro' Ansell>
| * 43242012 - travis: Use litex_setup.py from the checked out code. <Tim 'mithro' Ansell>
|/
* 30f5faf9 - Merge pull request timvideos#458 from david-sawatzke/add_triple <Tim Ansell>
|\
| * d69b4443 - Add riscv64-none-elf triple <David Sawatzke>
|/
* 14bf8b81 - soc/cores/clock: add Max10PLL. <Florent Kermarrec>
* 2470ef50 - soc/cores/clock: add Cyclone10LPPLL. <Florent Kermarrec>
* f8d6d0fd - soc/cores/clock/CycloneVPLL: fix typos. <Florent Kermarrec>
* 970c8de4 - soc/cores/clock: rename Altera to Intel. <Florent Kermarrec>
* 383fcd36 - soc/cores/clock: add CycloneVPLL. <Florent Kermarrec>
* ab4906ea - targets/de0nano: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 0f17547c - soc/cores/clock: add initial AlteraClocking/CycloneIV support. <Florent Kermarrec>
* 3575d03f - .travis.yml: disable windows test (failing for now). <Florent Kermarrec>
* 2ca853fd - README.md: update RISCV toolchain installation. <Florent Kermarrec>
* d770bfbf - .travis.yml: remove Python3.5 test. <Florent Kermarrec>
* bc26af0d - Merge pull request timvideos#451 from mithro/multi-os <enjoy-digital>
|\
| * 3305a65b - Enable testing on multiple Python versions. <Tim 'mithro' Ansell>
| * 6bd5eae4 - Enable CI for Windows and Mac. <Tim 'mithro' Ansell>
* | 30d25ffe - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* | 3f1159fa - litex_setup: reorganize a bit, add separators/comments. <Florent Kermarrec>
* | 926f961b - .travis.yml: revert full url for litex_setup.py. <Florent Kermarrec>
* | 447e8d94 - Merge pull request timvideos#452 from mithro/riscv-download <enjoy-digital>
|\|
| * 9e324d9e - Remove symlinking step. <Tim 'mithro' Ansell>
| * 7f0ecddf - Use shutil.unpack_archive. <Tim 'mithro' Ansell>
| * a1dd8fc8 - Ignore SSL errors on CI. <Tim 'mithro' Ansell>
| * 2b2aff12 - Improve the path messages a little. <Tim 'mithro' Ansell>
| * 141644d1 - Make travis use litex_setup.py for GCC download. <Tim 'mithro' Ansell>
| * 6adabae7 - Adding SiFive RISC-V toolchain downloading to litex_setup.py <Tim 'mithro' Ansell>
| * 59b7db63 - Fix alignments. <Tim 'mithro' Ansell>
|/
* e408fb8f - Merge pull request timvideos#450 from mithro/litex-setup-fix <enjoy-digital>
|\
| * d781bf20 - Run `litex_setup.py` outside the git clone directory. <Tim 'mithro' Ansell>
| * dd59dac5 - litex_setup: Use subprocess so failures are noticed. <Tim 'mithro' Ansell>
|/
* 0f352cd6 - soc/cores: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* a67ab418 - interconnect/csr: add reset_less parameter. <Florent Kermarrec>
* 05b1b778 - interconnect/csr, wishbone: use reset_less on datapath signals. <Florent Kermarrec>
* b95965de - cores/code_8b10b: set reset_less to True on datapath signals. <Florent Kermarrec>
* a35df4f7 - stream: set reset_less to True on datapath signals. <Florent Kermarrec>
* cf1c5d99 - Merge pull request timvideos#448 from kessam/patch-1 <enjoy-digital>
|\
| * fb532f5e - Fix timing constraints <kessam>
|/
* 60431083 - soc/cores/clock/ECP5PLL: add CLKI_DIV support. <Florent Kermarrec>
* 27f00851 - Merge pull request timvideos#447 from antmicro/spi-xip <enjoy-digital>
|\
| * 81be74a7 - targets: netv2: add LiteSPI <Piotr Binkowski>
| * 946cb164 - platform: netv2: update SPI flash pinout <Piotr Binkowski>
| * 31fceb0a - litex_sim: add LiteSPI <Piotr Binkowski>
| * ff04869c - litex_setup: add litespi core <Piotr Binkowski>
* | 91981b96 - soc/cores/uart: use reset_less on accumulator, reg, bitcount to reduce. <Florent Kermarrec>
* | 87160059 - soc/cores/spi_flash: add ECP5SPIFlash (non-memory-mapped). <Florent Kermarrec>
* | e3445f6c - Merge pull request timvideos#444 from ilya-epifanov/openocd-jtag-programmer <enjoy-digital>
|\ \
| * | 351551a0 - Added openocd jtagspi programmer, to be used with ECP5-EVN board <Ilya Epifanov>
* | | aeb9411a - Merge pull request timvideos#441 from gsomlo/gls-spisdcard-fixes <enjoy-digital>
|\ \ \
| * | | 8473ed56 - software/bios: add spisdcardboot() to boot_sequence() <Gabriel Somlo>
| * | | e9054ef6 - software/libbase/spisdcard: add delay to goidle loop <Gabriel Somlo>
| * | | c6b6dee2 - software/bios: factor out busy_wait() function <Gabriel Somlo>
| * | | 540218b2 - software/libbase/spisdcard: fix width of address parameter <Gabriel Somlo>
|/ / /
* | | 2e48ab56 - soc/cores/spi: make dynamic clk divider optional (can be enabled with add_clk_divider method) and only use it in add_spi_sdcard. <Florent Kermarrec>
* | | 86eec1a4 - Merge pull request timvideos#439 from antmicro/fix-compiler-rt <enjoy-digital>
|\ \ \
| |_|/
|/| |
| * | 5fa2cc66 - Update removed llvm compiler-rt repo <Kamil Rakoczy>
|/ /
* | 4abb3715 - targets/add_constant: avoid specifying value when value is None (=default). <Florent Kermarrec>
* | 73b43475 - software/libbase/spisdcard: add USE_SPISDCARD_RECLOCKING define to easily disable reclocking. <Florent Kermarrec>
* | b509df8b - integration/soc/add_uart: add USB CDC support (with ValentyUSB core). <Florent Kermarrec>
* | 76872a7a - tools/litex_sim: simplify using uart_name=sim. <Florent Kermarrec>
* | 09a3ce0e - integration/soc/add_uart: add Model/Sim. <Florent Kermarrec>
* | 3f43c6a2 - integration/soc/add_uart: cleanup. <Florent Kermarrec>
|/
* 5bcf730c - build/tools: add replace_in_file function. <Florent Kermarrec>
* ffe83ef0 - tools/litex_term: use 64 bytes as default payload_lengh (work for all confniguration) and add small delay between frames for FT245 FIFO. <Florent Kermarrec>
* 8f2e3692 - bios/boot: update comments. <Florent Kermarrec>
* 1746b57a - Merge pull request timvideos#437 from feliks-montez/bugfix/fix-serialboot-frames <enjoy-digital>
|\
| * ebdc38fc - flush rx buffer when bad crc and fix frame payload length <Feliks>
* | c154d8d2 - test/test_targets: remove versa_ecp3. <Florent Kermarrec>
* | 8d999081 - boards/targets: update SDRAM to use new GENSDRPHY and new ECP5PLL phase support. <Florent Kermarrec>
* | 3eb08c7d - boards/platforms: remove versa_ecp3 (ECP3 no longer supported). <Florent Kermarrec>
* | eb641695 - build/lattice/diamond: remove ECP3 support. (ECP3 is not used and no longer interesting now that ECP5 has an open-source toolchain). <Florent Kermarrec>
* | bba5f182 - cores/clock/ECP5PLL: add phase support. <Florent Kermarrec>
* | 0123ccc8 - build/lattice/common: change LatticeECPXDDROutputImpl from ECP3 to ECP5. <Florent Kermarrec>
* | 5a402264 - Fix off-by-one error on almost full condition for prefetch <bunnie>
|/
* d62ef38c - soc/doc/csr: allow CSRField.reset to be a Migen Constant. <Florent Kermarrec>
* 4adac90d - cpu/vexriscv/mem_map_linux: move main_ram to allow up to 1GB. <Florent Kermarrec>
* 63ab2ba4 - software/bios/boot/linux: move emulator.bin to main_ram and allow defining custom ram offsets. <Florent Kermarrec>
* d9984754 - targets: remove Etherbone imports. <Florent Kermarrec>
* 3b04efbc - targets: switch to add_etherbone method. <Florent Kermarrec>
* 5ad7a3b7 - integration/soc: add add_etherbone method. <Florent Kermarrec>
* d6b0819e - integration/soc/add_ethernet: add name parameter (defaults to ethmac). <Florent Kermarrec>
* 930679ef - targets: always use sys_clk_freq on SDRAM modules. <Florent Kermarrec>
* ae6ef923 - targets: fix typos in previous changes. <Florent Kermarrec>
* c547b2cc - Merge pull request timvideos#436 from rob-ng15/master <enjoy-digital>
|\
| * 2bf31a31 - Reclock spi sdcard access after initialisation <rob-ng15>
* | 011773af - Merge pull request timvideos#435 from enjoy-digital/spi_master_clk_divider <enjoy-digital>
|\ \
| |/
|/|
| * 61c9e54a - soc/core/spi: add Clk Divider CSR (defaults to sys_clk_freq/spi_clk_freq). <Florent Kermarrec>
* | f03d862c - targets: switch to add_ethernet method instead of EthernetSoC. <Florent Kermarrec>
* | 4e9a8ffe - targets: switch to SoCCore/add_sdram instead of SoCSDRAM. <Florent Kermarrec>
|/
* dd7718b4 - targets/arty: use new ISERDESE2 MEMORY mode. <Florent Kermarrec>
* fca52d11 - Merge branch 'master' of http://github.com/enjoy-digital/litex <Florent Kermarrec>
|\
| * 0f356648 - Merge pull request timvideos#434 from rob-ng15/master <enjoy-digital>
| |\
| | * f3c23377 - Use <stdint.h> to provide structure sizes <rob-ng15>
| | * c2ebbcbf - Use <stdint.h> for structure sizes <rob-ng15>
| |/
* / ccf73639 - integration/soc: add add_spi_flash method to add SPI Flash support to the SoC. <Florent Kermarrec>
|/
* ec3e0686 - targets/nexys4ddr: use LiteXSoC's add_spi_sdcard method. <Florent Kermarrec>
* d276036f - integration/soc: add add_spi_sdcard method to add SPI mode SDCard support to the SoC. <Florent Kermarrec>
* 60445709 - Merge pull request timvideos#433 from gsomlo/gls-rocket-spisdcard <enjoy-digital>
|\
| * b960d7c5 - targets/nexys4ddr: add '--with-spi-sdcard' build option <Gabriel Somlo>
| * 7a7b8905 - platforms/nexys4ddr: add spisdcard pins. <Gabriel Somlo>
| * af4de03f - targets/nexys4ddr: make sdcard reset conditional <Gabriel Somlo>
| * a33916bc - software/libbase/spisdcard: fix 4-byte FAT fields on 64-bit CPUs <Gabriel Somlo>
| * 1f90abea - bios: make SPI SDCard boot configs other than linux-on-litex-vexriscv <Gabriel Somlo>
| * c2938dc9 - bios/boot.c: cosmetic: re-indent spisdcardboot() for consistency <Gabriel Somlo>
* | fbadfa17 - Merge pull request timvideos#432 from esden/csr-doc-fix-int <Sean Cross>
|\ \
| |/
|/|
| * 27988672 - Don't let python convert lane number to float. <Piotr Esden-Tempski>
|/
* dd07a0ad - Merge pull request timvideos#431 from antmicro/hybrid-mac <enjoy-digital>
|\
| * 96a265a4 - litex_sim: add support for hybrid mac <Piotr Binkowski>
* 37f25ed3 - software/libbase/bios: rename spi.c/h to spisdcard.h, also rename functions. <Florent Kermarrec>
* 93925634 - software/bios/main: revert USDDRPHY_DEBUG (merge issue with SPI SD CARD PR). <Florent Kermarrec>
* 8fe9e72f - Merge pull request timvideos#429 from rob-ng15/master <enjoy-digital>
|\
| * 27720409 - SPI hardware bitbanging from SD CARD <rob-ng15>
| * d45dda73 - SPI hardware bitbanging from SD CARD <rob-ng15>
| * 50b6db6a - SPI hardware bitbanging from SD CARD <rob-ng15>
* | 9e1cd842 - Merge pull request timvideos#430 from gsomlo/gls-sdclk-stub <enjoy-digital>
|\ \
| * | b2103f4a - bios/sdcard: provide sdclk_set_clk() stub for clocker-less targets <Gabriel Somlo>
|/ /
* / e8651629 - platforms/kcu105: fix pcie tx0 p/n swap. <Florent Kermarrec>
|/
* 2c4b8963 - soc/cores/clock: make sure specific clkoutn_divide_range is only used as a fallback solution. <Florent Kermarrec>
* litex-boards changed from a7fbe0a to cb95962
* cb95962 - targets/ulx3s and colorlight_5a_75b: cleanup USB ACM addition and only keep USB ACM changes. <Florent Kermarrec>
* 4b4f2f9 - Merge pull request timvideos#67 from mubes/ecp5_usb <enjoy-digital>
|\
| * f79a010 - Addition of flash for colorlight board <Dave Marples>
| * 389e8aa - Addition of USB ACM for ECP5 <Dave Marples>
|/
* a12faae - targets/colorlight_5a_75b: increase sys_ps phase (fixes memtest). <Florent Kermarrec>
* 52c9648 - arty_s7: fix copyrights, rename to arty_s7, various minor changes to make it similar to others targets. <Florent Kermarrec>
* 0cee59c - Merge pull request timvideos#65 from Fatsie/artys7 <enjoy-digital>
|\
| * bbb1ded - Added Arty S7 board <Staf Verhaegen>
|/
* 188d4a4 - targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. <Florent Kermarrec>
* ca197af - targets/simple: use CRG from litex.build. <Florent Kermarrec>
* b8a648d - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 4d7135f - platforms/versa_ecp5: remove LatticeProgrammer (no longer used since we can now use OpenOCD). <Florent Kermarrec>
* 2cf3c3e - platforms: cosmetic cleanups. <Florent Kermarrec>
* df5de88 - platforms/ulx3s: cleanup, fix user_leds, add PULLMODE/DRIVE constraints on SDRAM. <Florent Kermarrec>
* 467b14a - colorlight_5a_75b: minor comment changes. <Florent Kermarrec>
* 7157b40 - Merge pull request timvideos#64 from david-sawatzke/improve_colorlight_v6.1 <enjoy-digital>
|\
| * 15a27d4 - targets/colorlight_5a_75b: Change baudrate to work on v6.1 <David Sawatzke>
| * 4fc9df8 - colorlight_5a_75b/v6.1: Add eth_clock & serial pins <David Sawatzke>
| * 4ddde31 - colorlight_5a_75b/v6.1: Fix bank activate pin <David Sawatzke>
|/
* a80737e - test/test_targets: fix typo. <Florent Kermarrec>
* 9b3f16a - Merge pull request timvideos#62 from ilya-epifanov/ecp5-evn-button1-and-spi-flash-ios <enjoy-digital>
|\
| * a43072a - ECP5-EVN board: Added BUTTON_1 and SPI flash pins to IOs <Ilya Epifanov>
* db67dff - targets/de10lite: use Max10PLL, remove 50MHz limitation. <Florent Kermarrec>
* 9fe9821 - test/test_targets: add c10lprefkit. <Florent Kermarrec>
* 8ccab03 - targets/c10lprefkit: use Cyclone10LPPLL, remove 50MHz limitation. <Florent Kermarrec>
* 4cdc121 - targets/de10nano: use CycloneVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 2d8a4ef - targets/de1_soc: use CycloneVPLL, remove 50MHz limitation. <Florent Kermarrec>
* cec4cbb - targets/de2_115: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 1fac607 - targets/de0nano: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 5f629c2 - targets/vcu118: fix clk500 typo. <Florent Kermarrec>
* d7b9212 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 5e1da47 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* migen changed from 0.6.dev-335-g3f9809b to 0.6.dev-337-g19d5eae
* 19d5eae - zc706: fix user_led I/O standards <Sebastien Bourdeauducq>
* 21fea57 - zc706: fix indentation/style <Sebastien Bourdeauducq>
Full submodule status
--
3a6108a75be356a3dc53760d22782f1323248b6b edid-decode (remotes/origin/HEAD)
3a06aa84b62ad24467fb0d2c6ceddf565e9ea447 flash_proxies (remotes/origin/HEAD)
de55a8e17046ffd6bf68d1c0d606088abdb37950 litedram (remotes/origin/HEAD)
705003e5231436de9a276e8f834564c6fbe90a1e liteeth (remotes/origin/HEAD)
6fdd02058fba29008c90b162e0ef707dce15ebeb liteiclink (remotes/origin/HEAD)
586ef787946512087a64fb60b79bdafe39aee6d0 litepcie (remotes/origin/HEAD)
2e5c5b12d52f695f4560ca7dd08b4170d7568715 litesata (remotes/origin/HEAD)
54488c0f4d6e9e953f1a0de3d578915a5e4ccddf litescope (remotes/origin/HEAD)
7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
41f30143075ece3fff5c33a332ed067d1837cbb3 litevideo (remotes/origin/HEAD)
2d018826532e486b94615c6b9cee4f16a924dba2 litex (remotes/origin/HEAD)
cb959628506e61cae2d7be05276bba8f42138cfb litex-boards (remotes/origin/HEAD)
7da392963878842f93f09a7a218c1052ae5e45d6 litex-renode (realign_memory.0~2)
19d5eae29b9ff57ea11540252f79ad1a9526ff3a migen (0.6.dev-337-g19d5eae)
8f5a253b22cd4ebcd56304a3662f4c70e3b34ed5 nmigen (v0.1-69-g8f5a253)
mateusz-holenko
added a commit
to antmicro/litex-buildenv
that referenced
this pull request
Apr 20, 2020
* litedram changed from b06e946 to de55a8e
* de55a8e - test/test_bandwidth: review, cleanup, fix typo. <Florent Kermarrec>
* 907ef73 - test/test_wishbone: add comments/cleanup. <Florent Kermarrec>
* 02fd39c - test/test_fifo: add comments. <Florent Kermarrec>
* 14edb5b - test/test_dma: add comments. <Florent Kermarrec>
* 97e214b - test/test_bist: add comments, fix a typo. <Florent Kermarrec>
* c55136c - test/test_bist: enable test_bist_csr_cdc (now passing with refactored CDC). <Florent Kermarrec>
* 92e34d4 - frontend/bist: simplify and fix CDC using AsyncFIFO. <Florent Kermarrec>
* 378c441 - frontend/bist: rename run/ready to run_cascade_in/run_cascade_out. <Florent Kermarrec>
* 829dee6 - frontend/bist: remove run/ready CSR. <Florent Kermarrec>
* b399ae2 - test/benchmark: default value of run is 1, no need to drive it. <Florent Kermarrec>
* 7c5e1e7 - frontend/bist: remove wrong comment and don't increment ticks when waiting. <Florent Kermarrec>
* 4dbb5b1 - test/run_benchmarks: fix syntax. <Florent Kermarrec>
* 966ebcb - test: cleanup/uniformize things between tests. <Florent Kermarrec>
* 0efd619 - test/test_adaption: review, add some comments. <Florent Kermarrec>
* 38b78fc - test/run_benchmarks: review, minor styles changes. <Florent Kermarrec>
* 962dcd7 - phy/model: review/cleanup DFITimingsChecker. <Florent Kermarrec>
* 64c2be5 - README: switch to markdown. <Florent Kermarrec>
* 835825b - Merge pull request timvideos#179 from antmicro/jboc/docs <enjoy-digital>
|\
| * dbac83f - core: add missing docstrings <Jędrzej Boczar>
| * 1f246cb - core/crossbar: remove dead code <Jędrzej Boczar>
* | 969943e - Merge pull request timvideos#178 from antmicro/jboc/unit-tests-crossbar <enjoy-digital>
|\ \
| * | 8a0bcb3 - test: add core.crossbar tests <Jędrzej Boczar>
| * | e74a2e6 - test: fix missing cases in bankmachine test <Jędrzej Boczar>
* | | 06965b7 - phy/gensdrphy: simplify using SDRTristate, change SDROutput/SDRInput to single-bit. <Florent Kermarrec>
* | | 9d20642 - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* | | b9f4d99 - phy/gensdrphy: use SDRInput, SDROutput to allow infered or instantiated IO regs. <Florent Kermarrec>
|/ /
* | 36d62d5 - Merge pull request timvideos#177 from antmicro/jboc/unit-tests-bankmachine <enjoy-digital>
|\ \
| * | 7b8b68a - test: add core.bankmachine tests <Jędrzej Boczar>
| |/
* | 492b9fa - Merge pull request timvideos#175 from antmicro/jboc/unit-tests-bandwidth <enjoy-digital>
|\ \
| * | f0496b2 - core/bandwidth: avoid missing a command <Jędrzej Boczar>
| * | c03bed8 - test: add core.bandwidth.Bandwidth tests <Jędrzej Boczar>
* | | cc7621d - Merge pull request timvideos#173 from antmicro/jboc/unit-tests <enjoy-digital>
|\| |
| * | a62e59b - test: skip _CommandChooser tests from Issue timvideos#174 <Jędrzej Boczar>
| * | 00fcdf6 - test: split core.multiplexer tests into separate files <Jędrzej Boczar>
| * | f619bed - test: clean up the code of core.multiplexer <Jędrzej Boczar>
| * | 1dd4227 - test: add core.multiplexer.Multiplexer tests <Jędrzej Boczar>
| * | ea93246 - test: add comments to core.multiplexer._Steerer tests <Jędrzej Boczar>
| * | 26ce993 - test: add core.multiplexer._Steerer tests <Jędrzej Boczar>
| * | f36b5a4 - test: add core.multiplexer._CommandChooser tests <Jędrzej Boczar>
| * | a1b1abe - test: use TestCase.subTest for more verbose error messages <Jędrzej Boczar>
| /
* / e7cd6a7 - .travis.yml: udpate to keep it similar with others .travis.yml files. <Florent Kermarrec>
|/
* 0c3a610 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* a98f51e - dfii: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* 96b273c - common/BitSlip: use reset_less on intermediate signal. <Florent Kermarrec>
* liteeth changed from fb47853 to 705003e
* 705003e - README: switch to markdown. <Florent Kermarrec>
* 92c3048 - examples: use CRG from litex.build. <Florent Kermarrec>
* 3bd807c - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 6ec7038 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 47a2e5b - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* ab55304 - mac/sram: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* liteiclink changed from 370855d to 6fdd020
* 6fdd020 - README: switch to markdown. <Florent Kermarrec>
* c4edb7e - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 1dcea14 - .travis.yml: fix git clone error. <Florent Kermarrec>
* e6ab98a - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litepcie changed from 5b7e7cd to 586ef78
* 586ef78 - README: switch to markdown. <Florent Kermarrec>
* 3e24df2 - README: add Xilinx Ultrascale support. <Florent Kermarrec>
* 81b3e13 - examples: add KCU105 example. (PCIe gen2 X4). <Florent Kermarrec>
* 32d64e4 - phy: add initial Ultrascale PHY (gen2 X4). <Florent Kermarrec>
* bb7a1e0 - phy/xilinx_us_x4: adaptations on packets to expose/receive standardized TLPs. <Florent Kermarrec>
* 1f28c9f - phy: add xilinx_us_x4. <Florent Kermarrec>
* a65aab9 - examples/kc705: cleanup, enable bridge and generate csr.csv. <Florent Kermarrec>
* 0748af1 - litepcie/common: update import. <Florent Kermarrec>
* 6bcafc4 - .travis.yml: fix git clone error. <Florent Kermarrec>
* fde0c62 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* 3dd6185 - soc/cores: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* 2a1c2e7 - phy: use reset_less on id/max_request_size/max_payload_size. <Florent Kermarrec>
* litesata changed from 1e3573b to 2e5c5b1
* 2e5c5b1 - README: switch to markdown. <Florent Kermarrec>
* 71e0210 - .travis.yml: fix git clone error. <Florent Kermarrec>
* e3a980e - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litescope changed from b3d1e69 to 54488c0
* 54488c0 - README: switch to markdown. <Florent Kermarrec>
* 72277ff - examples: use CRG from litex.build. <Florent Kermarrec>
* a05312d - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 5701c52 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 47819e8 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litevideo changed from 49d8126 to 41f3014
* 41f3014 - README: switch to markdown. <Florent Kermarrec>
* 6958c21 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* litex changed from 536ae0e6 to 2d018826
* 2d018826 - setup.py/install_requires: add requests. <Florent Kermarrec>
* 5e149ced - build/generic_programmer: add automatic search/download of flash_proxy in repositories if not available locally. <Florent Kermarrec>
* a298a9e5 - Merge pull request timvideos#467 from antmicro/region_type_fix <enjoy-digital>
|\
| * 77a05b78 - soc_core: Fix region type generation <Mateusz Holenko>
|/
* d44fe18b - stream/AsyncFIFO: add default depth (useful when used for CDC). <Florent Kermarrec>
* ded10c89 - build/sim/core/Makefile: add -p to mkdir modules. <Florent Kermarrec>
* c323e94c - Merge pull request timvideos#464 from mithro/litex-sim-fixes <enjoy-digital>
|\
| * 97d0c525 - Remove trailing whitespace. <Tim 'mithro' Ansell>
| * 5a0bb6ee - litex_sim: Rework Makefiles to put output files in gateware directory. <Tim 'mithro' Ansell>
| * a0658421 - litex_sim: Better error messages on failure to load module. <Tim 'mithro' Ansell>
* | a8bf0216 - litex_setup: raise exception on update if repository has been been initialized. <Florent Kermarrec>
* | 4fe31f07 - cores: add External Memory Interface (EMIF) Wishbone bridge. <Florent Kermarrec>
* | 44746870 - Merge pull request timvideos#462 from ironsteel/trellis-12k <enjoy-digital>
|\ \
| |/
|/|
| * c57e438d - boards/targets/ulx3s.py: Update --device option help message <Rangel Ivanov>
| * f4b345ec - build/lattice/trellis.py: Add 12k device <Rangel Ivanov>
|/
* d0d2f282 - README: LiteDRAM moved to travis-ci.com as others repositories. <Florent Kermarrec>
* b95e0a19 - altera/common: add DDROutput, DDRInput, SDROutput, SDRInput. <Florent Kermarrec>
* 40f43efc - targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. <Florent Kermarrec>
* 292d6b75 - build/xilinx/common: add Spartan6 specialized DDRInput, SDROutput, SDRInput and SDRTristate. <Florent Kermarrec>
* 88dc5158 - build/io: add SDR Tristate (with infered version) and remove multi-bits support on SDRIO. <Florent Kermarrec>
* fdadbd86 - build/lattice/common: remove multi-bits support on SDRInput/Output. <Florent Kermarrec>
* 8159b65b - litex/build/io: also import CRG (since using DifferentialInput). <Florent Kermarrec>
* 79913e86 - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 8e014f76 - litex/build: move io.py from litex/gen and re-import DifferentialInput/Output, DDRInput/Output contributed to Migen. <Florent Kermarrec>
* 2e270cf2 - platforms/versa_ecp5: remove Lattice Programmer (no longer used since we can now use OpenOCD). <Florent Kermarrec>
* deebc49a - boards/platforms: cosmetic cleanups. <Florent Kermarrec>
* 3c0ba8ae - boards/plarforms/ulx3s: cleanup, fix user_leds, add spisdcard, add PULLMODE/DRIVE on SDRAM pins. <Florent Kermarrec>
* 6c429c99 - build/lattice: add ECP5 implementation for SDRInput/SDROutput. <Florent Kermarrec>
* 72c8d590 - litex/gen: add io with SDRInput/SDROutput (if not overrided, register is supposed to be infered). <Florent Kermarrec>
* 8f57321f - tools/litex_sim: remove LiteSPI support for now since breaking Travis-CI of others sub-projects. <Florent Kermarrec>
* 9afd017a - tools/litex_term: increase workaround delay for usb_fifo. (validated on Minispartan6 and MimasA7). <Florent Kermarrec>
* fdfede22 - Merge pull request timvideos#459 from mithro/travis-fix <enjoy-digital>
|\
| * cb7e3099 - travis: Run Windows build but allow it to fail. <Tim 'mithro' Ansell>
| * 43242012 - travis: Use litex_setup.py from the checked out code. <Tim 'mithro' Ansell>
|/
* 30f5faf9 - Merge pull request timvideos#458 from david-sawatzke/add_triple <Tim Ansell>
|\
| * d69b4443 - Add riscv64-none-elf triple <David Sawatzke>
|/
* 14bf8b81 - soc/cores/clock: add Max10PLL. <Florent Kermarrec>
* 2470ef50 - soc/cores/clock: add Cyclone10LPPLL. <Florent Kermarrec>
* f8d6d0fd - soc/cores/clock/CycloneVPLL: fix typos. <Florent Kermarrec>
* 970c8de4 - soc/cores/clock: rename Altera to Intel. <Florent Kermarrec>
* 383fcd36 - soc/cores/clock: add CycloneVPLL. <Florent Kermarrec>
* ab4906ea - targets/de0nano: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 0f17547c - soc/cores/clock: add initial AlteraClocking/CycloneIV support. <Florent Kermarrec>
* 3575d03f - .travis.yml: disable windows test (failing for now). <Florent Kermarrec>
* 2ca853fd - README.md: update RISCV toolchain installation. <Florent Kermarrec>
* d770bfbf - .travis.yml: remove Python3.5 test. <Florent Kermarrec>
* bc26af0d - Merge pull request timvideos#451 from mithro/multi-os <enjoy-digital>
|\
| * 3305a65b - Enable testing on multiple Python versions. <Tim 'mithro' Ansell>
| * 6bd5eae4 - Enable CI for Windows and Mac. <Tim 'mithro' Ansell>
* | 30d25ffe - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* | 3f1159fa - litex_setup: reorganize a bit, add separators/comments. <Florent Kermarrec>
* | 926f961b - .travis.yml: revert full url for litex_setup.py. <Florent Kermarrec>
* | 447e8d94 - Merge pull request timvideos#452 from mithro/riscv-download <enjoy-digital>
|\|
| * 9e324d9e - Remove symlinking step. <Tim 'mithro' Ansell>
| * 7f0ecddf - Use shutil.unpack_archive. <Tim 'mithro' Ansell>
| * a1dd8fc8 - Ignore SSL errors on CI. <Tim 'mithro' Ansell>
| * 2b2aff12 - Improve the path messages a little. <Tim 'mithro' Ansell>
| * 141644d1 - Make travis use litex_setup.py for GCC download. <Tim 'mithro' Ansell>
| * 6adabae7 - Adding SiFive RISC-V toolchain downloading to litex_setup.py <Tim 'mithro' Ansell>
| * 59b7db63 - Fix alignments. <Tim 'mithro' Ansell>
|/
* e408fb8f - Merge pull request timvideos#450 from mithro/litex-setup-fix <enjoy-digital>
|\
| * d781bf20 - Run `litex_setup.py` outside the git clone directory. <Tim 'mithro' Ansell>
| * dd59dac5 - litex_setup: Use subprocess so failures are noticed. <Tim 'mithro' Ansell>
|/
* 0f352cd6 - soc/cores: use reset_less on datapath/configuration CSRStorages. <Florent Kermarrec>
* a67ab418 - interconnect/csr: add reset_less parameter. <Florent Kermarrec>
* 05b1b778 - interconnect/csr, wishbone: use reset_less on datapath signals. <Florent Kermarrec>
* b95965de - cores/code_8b10b: set reset_less to True on datapath signals. <Florent Kermarrec>
* a35df4f7 - stream: set reset_less to True on datapath signals. <Florent Kermarrec>
* cf1c5d99 - Merge pull request timvideos#448 from kessam/patch-1 <enjoy-digital>
|\
| * fb532f5e - Fix timing constraints <kessam>
|/
* 60431083 - soc/cores/clock/ECP5PLL: add CLKI_DIV support. <Florent Kermarrec>
* 27f00851 - Merge pull request timvideos#447 from antmicro/spi-xip <enjoy-digital>
|\
| * 81be74a7 - targets: netv2: add LiteSPI <Piotr Binkowski>
| * 946cb164 - platform: netv2: update SPI flash pinout <Piotr Binkowski>
| * 31fceb0a - litex_sim: add LiteSPI <Piotr Binkowski>
| * ff04869c - litex_setup: add litespi core <Piotr Binkowski>
* | 91981b96 - soc/cores/uart: use reset_less on accumulator, reg, bitcount to reduce. <Florent Kermarrec>
* | 87160059 - soc/cores/spi_flash: add ECP5SPIFlash (non-memory-mapped). <Florent Kermarrec>
* | e3445f6c - Merge pull request timvideos#444 from ilya-epifanov/openocd-jtag-programmer <enjoy-digital>
|\ \
| * | 351551a0 - Added openocd jtagspi programmer, to be used with ECP5-EVN board <Ilya Epifanov>
* | | aeb9411a - Merge pull request timvideos#441 from gsomlo/gls-spisdcard-fixes <enjoy-digital>
|\ \ \
| * | | 8473ed56 - software/bios: add spisdcardboot() to boot_sequence() <Gabriel Somlo>
| * | | e9054ef6 - software/libbase/spisdcard: add delay to goidle loop <Gabriel Somlo>
| * | | c6b6dee2 - software/bios: factor out busy_wait() function <Gabriel Somlo>
| * | | 540218b2 - software/libbase/spisdcard: fix width of address parameter <Gabriel Somlo>
|/ / /
* | | 2e48ab56 - soc/cores/spi: make dynamic clk divider optional (can be enabled with add_clk_divider method) and only use it in add_spi_sdcard. <Florent Kermarrec>
* | | 86eec1a4 - Merge pull request timvideos#439 from antmicro/fix-compiler-rt <enjoy-digital>
|\ \ \
| |_|/
|/| |
| * | 5fa2cc66 - Update removed llvm compiler-rt repo <Kamil Rakoczy>
|/ /
* | 4abb3715 - targets/add_constant: avoid specifying value when value is None (=default). <Florent Kermarrec>
* | 73b43475 - software/libbase/spisdcard: add USE_SPISDCARD_RECLOCKING define to easily disable reclocking. <Florent Kermarrec>
* | b509df8b - integration/soc/add_uart: add USB CDC support (with ValentyUSB core). <Florent Kermarrec>
* | 76872a7a - tools/litex_sim: simplify using uart_name=sim. <Florent Kermarrec>
* | 09a3ce0e - integration/soc/add_uart: add Model/Sim. <Florent Kermarrec>
* | 3f43c6a2 - integration/soc/add_uart: cleanup. <Florent Kermarrec>
|/
* 5bcf730c - build/tools: add replace_in_file function. <Florent Kermarrec>
* ffe83ef0 - tools/litex_term: use 64 bytes as default payload_lengh (work for all confniguration) and add small delay between frames for FT245 FIFO. <Florent Kermarrec>
* 8f2e3692 - bios/boot: update comments. <Florent Kermarrec>
* 1746b57a - Merge pull request timvideos#437 from feliks-montez/bugfix/fix-serialboot-frames <enjoy-digital>
|\
| * ebdc38fc - flush rx buffer when bad crc and fix frame payload length <Feliks>
* | c154d8d2 - test/test_targets: remove versa_ecp3. <Florent Kermarrec>
* | 8d999081 - boards/targets: update SDRAM to use new GENSDRPHY and new ECP5PLL phase support. <Florent Kermarrec>
* | 3eb08c7d - boards/platforms: remove versa_ecp3 (ECP3 no longer supported). <Florent Kermarrec>
* | eb641695 - build/lattice/diamond: remove ECP3 support. (ECP3 is not used and no longer interesting now that ECP5 has an open-source toolchain). <Florent Kermarrec>
* | bba5f182 - cores/clock/ECP5PLL: add phase support. <Florent Kermarrec>
* | 0123ccc8 - build/lattice/common: change LatticeECPXDDROutputImpl from ECP3 to ECP5. <Florent Kermarrec>
* | 5a402264 - Fix off-by-one error on almost full condition for prefetch <bunnie>
|/
* d62ef38c - soc/doc/csr: allow CSRField.reset to be a Migen Constant. <Florent Kermarrec>
* 4adac90d - cpu/vexriscv/mem_map_linux: move main_ram to allow up to 1GB. <Florent Kermarrec>
* 63ab2ba4 - software/bios/boot/linux: move emulator.bin to main_ram and allow defining custom ram offsets. <Florent Kermarrec>
* d9984754 - targets: remove Etherbone imports. <Florent Kermarrec>
* 3b04efbc - targets: switch to add_etherbone method. <Florent Kermarrec>
* 5ad7a3b7 - integration/soc: add add_etherbone method. <Florent Kermarrec>
* d6b0819e - integration/soc/add_ethernet: add name parameter (defaults to ethmac). <Florent Kermarrec>
* 930679ef - targets: always use sys_clk_freq on SDRAM modules. <Florent Kermarrec>
* ae6ef923 - targets: fix typos in previous changes. <Florent Kermarrec>
* c547b2cc - Merge pull request timvideos#436 from rob-ng15/master <enjoy-digital>
|\
| * 2bf31a31 - Reclock spi sdcard access after initialisation <rob-ng15>
* | 011773af - Merge pull request timvideos#435 from enjoy-digital/spi_master_clk_divider <enjoy-digital>
|\ \
| |/
|/|
| * 61c9e54a - soc/core/spi: add Clk Divider CSR (defaults to sys_clk_freq/spi_clk_freq). <Florent Kermarrec>
* | f03d862c - targets: switch to add_ethernet method instead of EthernetSoC. <Florent Kermarrec>
* | 4e9a8ffe - targets: switch to SoCCore/add_sdram instead of SoCSDRAM. <Florent Kermarrec>
|/
* dd7718b4 - targets/arty: use new ISERDESE2 MEMORY mode. <Florent Kermarrec>
* fca52d11 - Merge branch 'master' of http://github.com/enjoy-digital/litex <Florent Kermarrec>
|\
| * 0f356648 - Merge pull request timvideos#434 from rob-ng15/master <enjoy-digital>
| |\
| | * f3c23377 - Use <stdint.h> to provide structure sizes <rob-ng15>
| | * c2ebbcbf - Use <stdint.h> for structure sizes <rob-ng15>
| |/
* / ccf73639 - integration/soc: add add_spi_flash method to add SPI Flash support to the SoC. <Florent Kermarrec>
|/
* ec3e0686 - targets/nexys4ddr: use LiteXSoC's add_spi_sdcard method. <Florent Kermarrec>
* d276036f - integration/soc: add add_spi_sdcard method to add SPI mode SDCard support to the SoC. <Florent Kermarrec>
* 60445709 - Merge pull request timvideos#433 from gsomlo/gls-rocket-spisdcard <enjoy-digital>
|\
| * b960d7c5 - targets/nexys4ddr: add '--with-spi-sdcard' build option <Gabriel Somlo>
| * 7a7b8905 - platforms/nexys4ddr: add spisdcard pins. <Gabriel Somlo>
| * af4de03f - targets/nexys4ddr: make sdcard reset conditional <Gabriel Somlo>
| * a33916bc - software/libbase/spisdcard: fix 4-byte FAT fields on 64-bit CPUs <Gabriel Somlo>
| * 1f90abea - bios: make SPI SDCard boot configs other than linux-on-litex-vexriscv <Gabriel Somlo>
| * c2938dc9 - bios/boot.c: cosmetic: re-indent spisdcardboot() for consistency <Gabriel Somlo>
* | fbadfa17 - Merge pull request timvideos#432 from esden/csr-doc-fix-int <Sean Cross>
|\ \
| |/
|/|
| * 27988672 - Don't let python convert lane number to float. <Piotr Esden-Tempski>
|/
* dd07a0ad - Merge pull request timvideos#431 from antmicro/hybrid-mac <enjoy-digital>
|\
| * 96a265a4 - litex_sim: add support for hybrid mac <Piotr Binkowski>
* 37f25ed3 - software/libbase/bios: rename spi.c/h to spisdcard.h, also rename functions. <Florent Kermarrec>
* 93925634 - software/bios/main: revert USDDRPHY_DEBUG (merge issue with SPI SD CARD PR). <Florent Kermarrec>
* 8fe9e72f - Merge pull request timvideos#429 from rob-ng15/master <enjoy-digital>
|\
| * 27720409 - SPI hardware bitbanging from SD CARD <rob-ng15>
| * d45dda73 - SPI hardware bitbanging from SD CARD <rob-ng15>
| * 50b6db6a - SPI hardware bitbanging from SD CARD <rob-ng15>
* | 9e1cd842 - Merge pull request timvideos#430 from gsomlo/gls-sdclk-stub <enjoy-digital>
|\ \
| * | b2103f4a - bios/sdcard: provide sdclk_set_clk() stub for clocker-less targets <Gabriel Somlo>
|/ /
* / e8651629 - platforms/kcu105: fix pcie tx0 p/n swap. <Florent Kermarrec>
|/
* 2c4b8963 - soc/cores/clock: make sure specific clkoutn_divide_range is only used as a fallback solution. <Florent Kermarrec>
* litex-boards changed from a7fbe0a to cb95962
* cb95962 - targets/ulx3s and colorlight_5a_75b: cleanup USB ACM addition and only keep USB ACM changes. <Florent Kermarrec>
* 4b4f2f9 - Merge pull request timvideos#67 from mubes/ecp5_usb <enjoy-digital>
|\
| * f79a010 - Addition of flash for colorlight board <Dave Marples>
| * 389e8aa - Addition of USB ACM for ECP5 <Dave Marples>
|/
* a12faae - targets/colorlight_5a_75b: increase sys_ps phase (fixes memtest). <Florent Kermarrec>
* 52c9648 - arty_s7: fix copyrights, rename to arty_s7, various minor changes to make it similar to others targets. <Florent Kermarrec>
* 0cee59c - Merge pull request timvideos#65 from Fatsie/artys7 <enjoy-digital>
|\
| * bbb1ded - Added Arty S7 board <Staf Verhaegen>
|/
* 188d4a4 - targets: use DDROutput on sdram_clock and similar configuration for all SDRAM targets. <Florent Kermarrec>
* ca197af - targets/simple: use CRG from litex.build. <Florent Kermarrec>
* b8a648d - litex.build: update from migen.genlib.io litex.build.io. <Florent Kermarrec>
* 4d7135f - platforms/versa_ecp5: remove LatticeProgrammer (no longer used since we can now use OpenOCD). <Florent Kermarrec>
* 2cf3c3e - platforms: cosmetic cleanups. <Florent Kermarrec>
* df5de88 - platforms/ulx3s: cleanup, fix user_leds, add PULLMODE/DRIVE constraints on SDRAM. <Florent Kermarrec>
* 467b14a - colorlight_5a_75b: minor comment changes. <Florent Kermarrec>
* 7157b40 - Merge pull request timvideos#64 from david-sawatzke/improve_colorlight_v6.1 <enjoy-digital>
|\
| * 15a27d4 - targets/colorlight_5a_75b: Change baudrate to work on v6.1 <David Sawatzke>
| * 4fc9df8 - colorlight_5a_75b/v6.1: Add eth_clock & serial pins <David Sawatzke>
| * 4ddde31 - colorlight_5a_75b/v6.1: Fix bank activate pin <David Sawatzke>
|/
* a80737e - test/test_targets: fix typo. <Florent Kermarrec>
* 9b3f16a - Merge pull request timvideos#62 from ilya-epifanov/ecp5-evn-button1-and-spi-flash-ios <enjoy-digital>
|\
| * a43072a - ECP5-EVN board: Added BUTTON_1 and SPI flash pins to IOs <Ilya Epifanov>
* db67dff - targets/de10lite: use Max10PLL, remove 50MHz limitation. <Florent Kermarrec>
* 9fe9821 - test/test_targets: add c10lprefkit. <Florent Kermarrec>
* 8ccab03 - targets/c10lprefkit: use Cyclone10LPPLL, remove 50MHz limitation. <Florent Kermarrec>
* 4cdc121 - targets/de10nano: use CycloneVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 2d8a4ef - targets/de1_soc: use CycloneVPLL, remove 50MHz limitation. <Florent Kermarrec>
* cec4cbb - targets/de2_115: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 1fac607 - targets/de0nano: use CycloneIVPLL, remove 50MHz limitation. <Florent Kermarrec>
* 5f629c2 - targets/vcu118: fix clk500 typo. <Florent Kermarrec>
* d7b9212 - .travis.yml: fix git clone error. <Florent Kermarrec>
* 5e1da47 - setup.py: simplify, switch to Python3.6+ (using python_requires), remove version. <Florent Kermarrec>
* migen changed from 0.6.dev-335-g3f9809b to 0.6.dev-337-g19d5eae
* 19d5eae - zc706: fix user_led I/O standards <Sebastien Bourdeauducq>
* 21fea57 - zc706: fix indentation/style <Sebastien Bourdeauducq>
Full submodule status
--
3a6108a75be356a3dc53760d22782f1323248b6b edid-decode (remotes/origin/HEAD)
3a06aa84b62ad24467fb0d2c6ceddf565e9ea447 flash_proxies (remotes/origin/HEAD)
de55a8e17046ffd6bf68d1c0d606088abdb37950 litedram (remotes/origin/HEAD)
705003e5231436de9a276e8f834564c6fbe90a1e liteeth (remotes/origin/HEAD)
6fdd02058fba29008c90b162e0ef707dce15ebeb liteiclink (remotes/origin/HEAD)
586ef787946512087a64fb60b79bdafe39aee6d0 litepcie (remotes/origin/HEAD)
2e5c5b12d52f695f4560ca7dd08b4170d7568715 litesata (remotes/origin/HEAD)
54488c0f4d6e9e953f1a0de3d578915a5e4ccddf litescope (remotes/origin/HEAD)
7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
41f30143075ece3fff5c33a332ed067d1837cbb3 litevideo (remotes/origin/HEAD)
2d018826532e486b94615c6b9cee4f16a924dba2 litex (remotes/origin/HEAD)
cb959628506e61cae2d7be05276bba8f42138cfb litex-boards (remotes/origin/HEAD)
7da392963878842f93f09a7a218c1052ae5e45d6 litex-renode (realign_memory.0~2)
19d5eae29b9ff57ea11540252f79ad1a9526ff3a migen (0.6.dev-337-g19d5eae)
8f5a253b22cd4ebcd56304a3662f4c70e3b34ed5 nmigen (v0.1-69-g8f5a253)
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR updates submodules to the newest versions and adapts the existing code to the changes introduced by this update.