Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Flatten barstools into Chipyard #1855

Merged
merged 322 commits into from
Apr 20, 2024
Merged

Flatten barstools into Chipyard #1855

merged 322 commits into from
Apr 20, 2024

Conversation

jerryz123
Copy link
Contributor

@jerryz123 jerryz123 commented Apr 19, 2024 •
edited
Loading

This makes it easier to move to chisel6 in the future.

The commit history from barstools is pulled in as well

Related PRs / Issues:

Type of change:

  • Bug fix
  • New feature
  • Other enhancement

Impact:

  • RTL change
  • Software change (RISC-V software)
  • Build system change
  • Other

Contributor Checklist:

  • Did you set main as the base branch?
  • Is this PR's title suitable for inclusion in the changelog and have you added a changelog:<topic> label?
  • Did you state the type-of-change/impact?
  • Did you delete any extraneous prints/debugging code?
  • Did you mark the PR with a changelog: label?
  • (If applicable) Did you update the conda .conda-lock.yml file if you updated the conda requirements file?
  • (If applicable) Did you add documentation for the feature?
  • (If applicable) Did you add a test demonstrating the PR?
  • (If applicable) Did you mark the PR as Please Backport?

@edwardcwang
Support non-prefixed ports
513da4e
@edwardcwang
Finish rewriting in new format
a177c89
@edwardcwang
Nuke hardcoded JSON tests from orbit
f854c6c
@edwardcwang
Add some documentation
0f2d00e
@edwardcwang
Start cost function refactor
5d14f19
@edwardcwang
Bump mdf again
122e433
@edwardcwang
Add external metric
0e474da
@edwardcwang
Implement cost selection from command line
ffd7893
@edwardcwang
Add sbt-assembly for making jar
00c99f5
@edwardcwang
Fix typo
923a08d
@edwardcwang
Specify cost function from command line
a25c84f
@edwardcwang
Move notes to main file since they apply there as well
0203aa9
@edwardcwang
Add cost function selection test
0f46837
@edwardcwang
Implement command line cost metric selection
4013b19
@edwardcwang
Trim redundant MDF field
df8b581
@edwardcwang
Move cost metric to its own file
f9edbfe
@edwardcwang
Test for non-empty Verilog
e89079f
@edwardcwang
Bump mdf
e726dae
@edwardcwang
Add rocket-chip inspired tests
676b8e7
@edwardcwang
Re-implement parallel mapping
5d3bebd 
- Support byte-masked SRAM, yay
- Also nuke a bunch of bugs
@edwardcwang
Add test from Donggyu
af67540
@edwardcwang
Enable some more tests
43d2427
@edwardcwang
Bump mdf
11bd811
@edwardcwang
Add strict mode
13d8a0f
@edwardcwang
Bump mdf again
4eca53b
@edwardcwang
Not a scaladoc
d2b1050
@edwardcwang
Address review comments
bc26f5e
@edwardcwang
Fix grammar
e09f8b1
@edwardcwang
Bump mdf for the last time, for now
c91d98d
@edwardcwang
Update command line help
e1499fc
jerryz123 and others added 23 commits June 20, 2023 18:52
@jerryz123
asBool() to asBool
2d45407
@jerryz123
Merge pull request #131 from ucb-bar/move-iocells
deb28e6 
Move iocells to separate project root
@jerryz123
Merge remote-tracking branch 'origin/master' into chisel3.6
29a2d91
@jerryz123
Remove firrtl_interpreter tests
27f4b83
@jerryz123
Merge pull request #132 from ucb-bar/chisel3.6
c0a6c2c 
Chisel3.6
@jerryz123
Generate 1 file per generic IOCell
368dde4
@jerryz123
Macrocompiler: FIRRTL-elab macros 1-at-a-time
c8723f4 
Elaborating all macros in a single Circuit with an arbitrary (last) macro
selected as the circuit main main cause some macros to be dropped, even with
the DCEAnnotation. Work around this for now by elaborating each module in the
macrocompiled circuit independently, then concatenating the verilog.
@jerryz123
Delete IOCell.v
f5fe37c
@jerryz123
Merge pull request #133 from ucb-bar/fixes
887c1c9 
Fixes for IOCell + MacroCompiler
@abejgonzalez
Dump per macro verilog (overridden by final verilog output)
eef5efb
@abejgonzalez
Merge pull request #134 from ucb-bar/intermediate-dump-vlog
60a1be9 
Dump per macro verilog (overridden by final verilog output)
@jerryz123
Emit a empty HammerIR JSON when no macros to avoid downstream tool pr…
7819dc6 
…oblems
@harrisonliew
Merge pull request #135 from ucb-bar/empty-hammerir
32b329b 
Emit a empty HammerIR JSON when no macros to avoid downstream tool problems
@tymcauley
Update deprecated APIs to prepare for Chisel 5
16b5637 
- `IO` was moved from `chisel3.experimental` to `chisel3`
- `DataMirror` was moved from `chisel3.experimental` to `chisel3.reflect`
@jerryz123
Merge pull request #136 from tymcauley/chisel-5-prep
7b68cd7 
Update deprecated APIs to prepare for Chisel 5
@jerryz123
Merge remote-tracking branch 'barstools/master' into flatten-barstools
277dc92
@jerryz123
Move IOCell files
c97627c
@jerryz123
Delete useless files from barstools merge
4830ebf
@jerryz123
Move barstools tapeout src to tools/tapeout
33a1fe3
@jerryz123
Remove barstools tests
ac11f6d
@jerryz123
Delete barstools submodule
d7060f4
@jerryz123
Fixes for in-tree barstools
9436aea
@jerryz123
Update docs to reflect in-tree barstools
088460f
joonho3020
joonho3020 approved these changes Apr 19, 2024
View reviewed changes
Copy link
Contributor

@joonho3020 joonho3020 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

SFTM on cursory review

abejgonzalez
abejgonzalez approved these changes Apr 19, 2024
View reviewed changes
Copy link
Contributor

@abejgonzalez abejgonzalez left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

SFTM

@jerryz123 jerryz123 merged commit c45f449 into main Apr 20, 2024
57 of 58 checks passed
@jerryz123 jerryz123 deleted the flatten-barstools branch April 20, 2024 12:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@joonho3020 joonho3020 joonho3020 approved these changes

@abejgonzalez abejgonzalez abejgonzalez approved these changes

Assignees
No one assigned
Labels
changelog:changed
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.