Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix(csr): add support Non-registers interrupt pending to diff xip #3572

Open
wants to merge 3 commits into
base: master
Choose a base branch
from

Conversation

sinceforYy
Copy link
Contributor

@sinceforYy sinceforYy commented Sep 13, 2024

This PR add support Non-register interrupt pending which come from platform.

Interrupts that cannot be generated by NEMU can be obtained through XiangShan ->Difftest ->NEMU.

Remove skip xip, xenvcfg to diff xip, xenvcfg.

Bump difftest and ready-to-run.

Remove skip csr for xip, menvcfg, henvcfg to diff
Add diffevent to support no reg interrupt pending
* difftest commit: fbd72a2e718dc37b924bc3e7239d86f8452bd428

including:
* fix(config): allow 8GB memory as default for unknown CPUs (OpenXiangShan#466)
* fix(csr): add support non register interrupt pending (OpenXiangShan#465)
* fix(csr): fix struct non-reg interrupt pending to order (OpenXiangShan#469)
* palladium: Build DPILIB_EMU shared library as separated targets (OpenXiangShan#468)
* Difftest: Use file API compatible with with Java8 (OpenXiangShan#467)
* Batch: pack Batch param to facilitate migration between DPIC/PCIe (OpenXiangShan#474)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
do not merge Do not merge this pull request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant